Single-event Upsets (SEUs) Induced by Heavy Ions in 14-nm FinFET SRAM

MO Lihua, YE Bing, LIU Jie, ZHANG Zhangang, TONG Teng, SUN Youmei, LUO Jie

在线阅读 View online: https://doi.org/10.11804/NuclPhysRev.38.2021015

引用格式:

您可能感兴趣的其他文章

Articles you may be interested in

电离总剂量对纳米SRAM器件单粒子翻转敏感性的影响
Impact of Total Ionizing Dose on Single Event Upset Sensitivity of Nano–SRAMs Devices

重离子辐照带有ECC的65 nm SRAM器件“伪多位翻转”特性研究
Radiation–Induced “Fake MBU” by Heavy Ion in 65 nm SRAM with ECC

基于热峰模型的单粒子效应模拟研究
Simulation of Single Event Effect by a Thermal Spike Model

利用HIRFL高能重离子束的核能材料辐照损伤研究
Study of Radiation Damage of Materials Candidate to Advanced Nuclear Energy Systems by Utilizing High–Energy Heavy Ions at HIRFL

基于HIAF的物理研究(英文)
Physics Opportunities at the New Facility HIAF

中重核单粒子与集体运动的竞争效应(英文)
Competition Between the Single–particle Seniority Regime and Collective Motion in Intermediate–mass Nuclei
Single-event Upsets (SEUs) Induced by Heavy Ions in 14-nm FinFET SRAM

MO Lihua¹,², YE Bing¹,², LIU Jie¹,²,†, ZHANG Zhangang³, TONG Teng⁴, SUN Youmei¹,², LUO Jie¹,²

(1. Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China; 2. University of Chinese Academy of Sciences (UCAS), Beijing 100049, China; 3. Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory, Guangzhou 510610, China; 4. Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China)

Abstract: The characteristic of single-event upset (SEU) in a 14-nm bulk fin field-effect transistor (FinFET) static random access memory (SRAM) is investigated by heavy-ion experiments. The linear energy transfer (LET) threshold 0.1 MeV/(mg/cm²) is obtained by fitting the SEU cross-section using the Weibull function. The contribution of multiple-bit upset (MBU) is investigated. The results show that when the LET is equal to 40.3 MeV/(mg/cm²), greater than 95% of SEU comes from the MBU. Additionally, the SEU cross-section of the FinFET SRAM presents anisotropies for incident angles associated with the fin direction. This research has a certain kind of guiding role in designing of radiation-hardened complementary metal-oxide semiconductor (CMOS) integrated circuits (ICs) based on FinFET technology.

Key words: FinFET SRAM; heavy ion; single-event upset (SEU); angle effect

CLC number: O571.33 Document code: A DOI: 10.11804/NuclPhysRev.38.2021015

1 Introduction

With the development of technology, more and more electronic devices are highly in demand for space and other radiation environments. However, the radiation effect to devices caused by energetic particles has become the main reason for the failure/damage of the on-orbit spacecrafts equipped with advance technology and modern electronic devices[1]. The single-event effect (SEE) is one of the major concerns in reliability issues because it can be induced by the incidence of a single energetic particle[2]. During the last decades, the development of the microelectronics industry has always followed Moore’s law, and the feature size of the electronics devices has been reached a scaling limit point[3]. The three dimension (3D) fin field-effect transistor (FinFET) structure has replaced planar structure and become the feature size of the semiconductor devices below 22 nm[4]. The structures of planar FET and FinFET are shown in Fig. 1. The FinFET static random access memory (SRAM) has great application prospects in the aerospace fields due to its excellent electrostatic control[5]. Previous researches have demonstrated that the FinFET technology has significant advantages over planar technology in single-event response resistance, especially for low linear energy transfer (LET) particles[6-7].
However, advanced technologies bring new responses to the SEE. On the one hand, due to the elevated source-drain structure and low fin-to-fin distance, the inter-junction proximity is close for the FinFET device. This facilitates charge collection by multiple junctions in a single radiation strike, which may lead to a higher probability of multiple-bit upset (MBU). In memory circuits such as SRAM, the analysis of the impact of MBU is quite crucial \cite{9-10} for various mitigation technique choices such as the degree of column interleaving and selection of error correction codes (ECC). As SRAM density increases and dimension reduces, MBU becomes a critical issue for SRAM applications in space electronic devices. On the other hand, due to the shape of the transistor, previous studies have shown that the single-event response of bulk FinFET devices is related to the incident angle of the particles \cite{11-12}. In this paper, the single-event upset (SEU) of the 14-nm FinFET SRAM irradiated by heavy ions with different LETs is presented. The MBU contribution is also analyzed. Additionally, the influence of the anisotropic structure of FinFET is considered when the incident angle is inclined.

2 Experimental details

2.1 Devices under test (DUTs)

The test devices were fabricated using a commercial 14-nm bulk FinFET complementary metal-oxide-semiconductor (CMOS) technology. The capacity of the SRAM array was 128 Mbits. The device’s normal core logic supply voltage was 0.8 V, and the IO voltage was 1.8 V. The clock frequency was adjustable with a 5 MHz minimum value to meet system timing requirements. The area of one memory cell was approximately 0.067 µm². The information about the device is listed in Table 1.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>14 nm, FinFET CMOS, Flip-Chip</td>
</tr>
<tr>
<td>Die area</td>
<td>6.17 mm × 17.87 mm</td>
</tr>
<tr>
<td>Core voltage/IO voltage</td>
<td>0.8 V/1.8 V</td>
</tr>
<tr>
<td>Array dimension</td>
<td>128 Mbits</td>
</tr>
<tr>
<td>Cell area</td>
<td>0.18 µm × 0.37 µm</td>
</tr>
<tr>
<td>Fin height/Fin width</td>
<td>45 nm/15 nm</td>
</tr>
<tr>
<td>Fin pitch/Contacted gate pitch</td>
<td>46 nm/85 nm</td>
</tr>
</tbody>
</table>

A homemade test system was consisted of a robust mainboard and a replaceable DUT board. The main board receives the request command from the host. Data operations such as write/read/compare/correct were performed to run the DUT. The mother-board use to read the current value of DUT in real time along-with a record of the detected error details. Then, it was being uploaded to the host through Ethernet as the communication port. The mainboard and DUT board can transmit signals and powers by 180 differential pairs-channels through four Samtec’s high-speed connectors. There was no other device placed nearby the irradiation region. The current of the DUT power components was continuously monitored and displayed in real-time. Slight voltage variations were probed and multiplied by a precision resistor and current sense amplifier, which were afterward converted to a digital form that can be handled by an FPGA rely on a 12-bit ADC. The DUT currents were monitored at one-second intervals.

2.2 Experiments setup

The tests of heavy-ion irradiation were performed at the Heavy Ion Research Facility in Lanzhou (HIRFL) and HI-13 Tandem Accelerator in Beijing. Experiments were carried out with different broad beam ion species including ¹²C, ¹⁹F, ⁷⁸Kr, and ⁸⁶Kr. The heavy ions’ LET at the sensitive volume (SV) surface is range from 2.4 to 40.3 MeV/(mg/cm²). The detailed experimental parameters used in this experiment are provided in Table 2. The heavy ions’ LET values and the projected ranges in silicon were calculated by the Stopping and Range of Ions in Matter (SRIM) software \cite{13}. All tests were conducted at a normal voltage of 0.8 V and room temperature.

<table>
<thead>
<tr>
<th>Terminal Ion species</th>
<th>Energy*/[MeV]</th>
<th>LET*/[MeV/(mg·cm²)]</th>
<th>Penetration depth/range in Si/µm</th>
</tr>
</thead>
<tbody>
<tr>
<td>HI-13</td>
<td>¹²C</td>
<td>52</td>
<td>2.6</td>
</tr>
<tr>
<td></td>
<td>¹⁹F</td>
<td>47</td>
<td>6.3</td>
</tr>
<tr>
<td></td>
<td>⁷⁸Kr</td>
<td>3578</td>
<td>12.7</td>
</tr>
<tr>
<td></td>
<td>⁸⁶Kr</td>
<td>2210</td>
<td>17.4</td>
</tr>
<tr>
<td>HIRFL</td>
<td>1371</td>
<td>24.7</td>
<td>294</td>
</tr>
</tbody>
</table>

*At the surface of SV.

Additionally, the ⁷⁸Kr ions with initial energy 3751 MeV were carried out at different angles incidence relative to two axes: 30°, 45° and 60°, as shown in Fig. 2(d) and (e). Fig. 2 shows the fin structure and the incident angle relative to the fin structure. The BC axis is parallel to fin direction, and the angle of
the DUT around the BC axis is marked as $\alpha$. The AB axis is perpendicular to fin direction, and the angle of the DUT around the AB axis is marked as $\beta$.

## 3 Results and analysis

### 3.1 The SEU cross-section and MBU contribution

The SEU cross-section ($\sigma$) in the unit of $\text{cm}^2/\text{bit}$ for a bulk FinFET SRAM can be calculated by the following equation:

$$\sigma = \frac{N}{N_b} \times F \times \cos \theta,$$

where $N$ represents the total number of errors, $N_b$ is the number of bits in the device, $\theta$ is the angle of incidence, and $F$ is the ion fluence in ions/cm$^2$. The SEU cross-section as a function of LET for 14-nm flip-chip packaged bulk FinFET SRAM is shown in Fig. 3. Error bars in all the plots of this paper represent standard errors. The figure shows that the SEU cross-section increases with LET value even if the LET value is larger than 24.7 MeV/(mg/cm$^2$). The LET threshold is 0.1 MeV/(mg/cm$^2$) obtained by fitting the SEU cross-section using the Weibull function. The reason of section unsaturation is related to MBU. As shown in Fig. 4, the contribution of the MBU is obvious increasing with LET. In this figure, SBU presents single-bit upset. MBU-2 presents double-bit upsets. MBU-3 presents triple-bit upsets. MBU-4 presents quadruple-bit upsets. MBU-5 presents quintuple-bit upsets. With the increase of LET, the proportion of the SBU decreases, while the proportion of the maximum number of upsets increases. The proportion of the MBU between them always increases first and then decreases. As the LET equals to 2.4 MeV/(mg/cm$^2$), most patterns of upset are the SBU. However, the contribution of the MBU is greater than 95%, which becomes the main SEU component when the LET is equal to 40.3 MeV/(mg/cm$^2$).

In silicon-based SRAM devices, the dominant reasons for the MBU are charge sharing, bipolar amplification, secondary ions, and peripheral circuits[14]. For bulk FinFET SRAM devices, charge sharing is the key point. Firstly, the diameter of charge deposition from a single heavy ion covers multiple sensitive units. Secondly, the deposited charge of the ions on the substrate, including the sub-fin, would influence the MBU through diffusion. And the charge collected from the substrate is limited due to the narrow connection between the drain and the substrate of the bulk FinFET device. The charge sharing is enhanced due to the influence region of the ion-track structure increasing with the LET. The radial distribution of charges generated around an ion-track is an import-
ant factor for MBU induced by high-LET ions, especially in nanoscale devices like the ones used in the current study. For the FinFET technology, the ion-track radius needs to be considered because it is larger than the device dimensions like gate length and fin width.

3.2 The dependence of SEU cross-section on incident angle

As shown in Fig. 2(d) and (e), with respect to the two different directions of the fin structure, three incident angles of $^{78}$Kr ions with the same initial energy (3751 MeV) were used to investigate the impact of incident angles on SEU. The SEU cross-section versus incident angle is shown in Fig. 5. In this figure, the SEU cross-section increases with the angle of incidence. Perpendicular to the fin direction ($\alpha$), from $0^\circ$ to $60^\circ$, the SEU cross-section increased by only 1.5 times. While parallel to the fin direction ($\beta$), it is increased by 4.9 times. The phenomenon of increasing the SEU cross-section with the $\beta$ angle is similar to that in a planar device. As shown in Fig. 6 and Fig. 7, when the incident angle is $\beta$, the charge deposition path in FinFET is similar to that in a planar device.

The uniqueness of the geometry structure of FinFET determines the characteristic of its angular effect. On the one hand, when the ions are incident at $\alpha$ angle as shown in Fig. 7(a), for most of the events, edge effect (the track length of ion in the SV is not arc-cosine law) will occur because the SV of the FinFET device is narrow and high. This is different from the traditional planar device as shown in Fig. 6. It will drop the track length of the ions in the SV. The decrease of the ion track length in the SV may lead to the decrease of SEU cross-section due to the decrease/drop of the collected charge. However, when the ions are incident at $\beta$ angle, the track length of incident ions in the SV follows a similar trend of like planar bulk technologies as shown in Fig. 6 and Fig. 7(b). It will raise the track length of the ions in the SV for most of the events, which leads to an increase of the collected charge.

On the other hand, as the device is a flip chip package device, all the ions before reaching the SV must pass through the substrate-acting as a natural energy degrader. As shown in Fig. 8, the curve represents the LET of $^{78}$Kr ion with an initial energy of 3751 MeV as a function of incident depth in silicon. With the increase of the incident angle, the traverse length of ions through the substrate increases, resulting in the increase of LET value for the ions reaching the SV surface. In summary, the inconsistent change of charge deposition path of ions in SV caused by the characteristics of SV shape is the reason for the SEU cross-section changed differently with $\alpha$ angle and $\beta$ angle.

![Fig. 5](image-url) (color online) The SEU cross-section versus the incident angle of heavy ions.

![Fig. 6](image-url) (color online) The cross-section view of traditional planar transistor.

![Fig. 7](image-url) (color online) The cross-section view of FinFET.

![Fig. 8](image-url) (color online) LET dependence of $^{78}$Kr ion (initial energy 3751 MeV) with incident depth in silicon.
4 Summary

This work investigates the impacts of LET on the SEU cross-section and MBU contribution induced by heavy ions for 14-nm bulk FinFET SRAM. Based on the anisotropic structure of the FinFET, the impact of angular effects on SEU cross-section induced by heavy ions are also investigated. The results show that MBU is a critical issue for high-LET heavy ion irradiation, due to increasing SRAM device density and scaled dimensions. The SEU cross-section of 14-nm bulk FinFET SRAMs exhibits strong dependence on geometry and orientation. When the incident angle is parallel or is perpendicular to the direction of the fin direction, the variation trend of the SEU cross-section is inconsistent, which is different from the planar device. These results are useful to design of radiation-hardened CMOS integrated circuits (ICs) in the FinFET technology, suggesting the requirement of future investigations to be carried out on the impacts of track dimension and charge sharing in FinFET SRAM.

References: