[1] COLIBAN R M, POPA S, TULBURE T, et al. Journal of Instrumentation, 2016, 11(02): C02069. doi:  10.1088/1748-0221/11/02/c02069
[2] GAO C, HUANG G, SUN X, et al. Journal of Instrumentation, 2016, 11(01): C01053. doi:  10.1088/1748-0221/11/01/c01053
[3] BARAK J, YITZHAK N M. IEEE Transactions on Nuclear Science, 2015, 62(6): 3369. doi:  10.1109/TNS.2015.2495324
[4] MESSENGER G C, ASH M S. Single Event Phenomena[M]. New York: Springer US, 1997: 15.
[5] ROCKETT L. IEEE Transactions on Nuclear Science, 1988, 35(6): 1682. doi:  10.1109/23.25522
[6] CALIN T, NICOLAIDIS M. IEEE Transactions on Nuclear Science, 1996, 43(6): 2874. doi:  10.1109/23.556880
[7] QI C, XIAO L, WANG T, et al. IEEE Transactions on Device & Materials Reliability, 2016, 16(3): 388. doi:  10.1109/TDMR.2016.2593590
[8] HARAN A, KEREN E, D DAVID, et al. IEEE Transactions on Nuclear Science, 2020(99): 1. doi:  10.1109/TNS.2020.3002654
[9] SASAKI Y , NAMBA K , ITO H . Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit[C]//21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, October 04-06, 2006, Arlington, VA, USA. New York: IEEE, 2006: 327.
[10] SHENG L, KIM Y B, LOMBARDI F. Soft-Error Hardening Designs of Nanoscale CMOS Latches[C]// 27th IEEE VLSI Test Symposium, May 03-07, 2009, Santa Cruz, CA, USA. New York: IEEE, 2009: 41.
[11] RAJAEI R, ASGARI B, TABANDEH M, et al. IEEE Transactions on Device and Materials Reliability, 2015, 15(99): 429. doi:  10.1109/TDMR.2015.2456832
[12] SHENG L, KIM Y B, LOMBARDI F. IEEE Transactions on Device & Materials Reliability, 2012, 12(1): 68. doi:  10.1109/TDMR.2011.2167233
[13] GLORIEUX M, CLERC S , GASIOT G, et al. IEEE Transactions on Nuclear Science, 2013, 60(6 Part1): 4381. doi:  10.1109/TNS.2013.2284604
[14] JIANG H, ZHANG H, BALL D R, et al. SE performance of a Schmitt-trigger-based D-flip-flop Design in a 16-nm Bulk FinFET CMOS Process[C]// /2016 IEEE International Reliability Physics Symposium (IRPS), April 17-21, 2016, Pasadena, CA, USA. New York: IEEE, 2016. 3B-2-1.
[15] YAN A, HU Y, SONG J, et al. Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications[C]//Design, Automation & Test in Europe Conference & Exhibition (DATE), March 25-29, 2019, Florence, Italy. New York: IEEE, 2019: 1679.
[16] LI Y, CHENG X, TAN C, et al. AIEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67(9): 1619. doi:  10.1109/TCSII.2020.3013338
[17] SCHMITT O H. Journal of Scientific Instruments, 1938, 15(1): 24. doi:  10.1088/0950-7671/15/1/305
[18] LIST F J. The Static Noise Margin of SRAM Cells[C]// European Solid-state Circuits Conference. New York: IEEE Xplore, 1986.
[19] MESSENGER G C. IEEE Transactions on Nuclear Science, 1983, 29(6): 2024. doi:  10.1109/TNS.1982.4336490
[20] MENDENHALL M. Critical Charge and Threshold LET[EB/OL]. [2022-01-15]. https://creme.isde.vanderbilt.edu/CREME-MC/help/critical-charge-and-threshold-let.htm.