| [1] | LAI Longwei, LENG Yongbin, YI Xing, et al. Nuclear Science and Techniques, 2011, 22(3): 129. doi: 10.13538/j.1001-8042/nst.22.129-133 |
| [2] | 冷用斌, 周伟民, 袁任贤, 等. 核技术, 2010, 33(6): 401. doi: CNKI:SUN:HJSU.0.2010-06-002 LENG Yongbin, ZHOU Weimin, YUAN Renxian, et al. Nuclear Techniques, 2010, 33(6): 401. (in Chinese) doi: CNKI:SUN:HJSU.0.2010-06-002 |
| [3] | 冷用斌, 易星, 赖龙伟, 等. 核技术, 2011, 34(5): 326. doi: CNKI:SUN:HJSU.0.2011-05-004 LENG Yongbin, YI Xing, LAI Longwei, et al. Nuclear Techniques, 2011, 34(5): 326. (in Chinese) doi: CNKI:SUN:HJSU.0.2011-05-004 |
| [4] | 张雪萍, 童子权, 任丽军, 等. 国外电子测量技术期刊, 2006, 25(9): 12. ZHANG Xueping, TONG Ziquan, REN Lijun, et al. Foreign Electronic Measurement Technology, 2006, 25(9): 12. (in Chinese) |
| [5] | Texas Instruments. LMK04832 Datasheet[EB/OL]. [2021-03-20]. www.ti.com.cn/cn/lit/ds/symlink/lmk04832.pdf. |
| [6] | Xilinx. Zynq UltraScale+ MPSoC Technical Reference Manual(UG1085) [EB/OL]. [2021-03-20]. www.xilinx.com/support/documentation/data_sheets/ds925-zynq-ultrascale-plus.pdf. |
| [7] | Xilinx. DC and AC Switching Characteristics(DS925)[EB/OL]. [2021-03-20]. www.xilinx.com/support/documentation/data_sheets/ds925-zynq-ultrascale-plus.pdf. |
| [8] | 石蕾. TD-LTE基站中数字中频系统的设计及FPGA实现[D]. 武汉: 武汉科技大学, 2015. SHI Lei. Design and FPGA Implementation of Digital Intermediate Frequency System in TD-LTE Base Station[D]. Wuhan: Wuhan University Of Science And Technology, 2015. (in Chinese) |
| [9] | 樊周华. 基于JESD204B标准的高速串行接口设计与实现[D]. 西安: 西安电子科技大学, 2015. FAN Zhouhua. A Study of High-speed Serial Interface Based on JESD204B Standard[D]. Xi’an: Xidian University, 2015. (in Chinese) |
| [10] | Xilinx. JESD204 PHY v2.0 LogiCORE IP Product Guide (PG198)[EB/OL]. [2021-03-20]. http://www.xilinx.com/support/documentation/ip_documentation/jesd204_phy/v3_0/pg198-jesd204-phy.pdf. |
| [11] | Xilinx. JESD204 v6.1 LogiCORE IP Product Guide (PG066) [EB/OL]. [2021-03-20]. http://www.xilinx.com/support/documentation/ip_documentation/jesd204/v6_2/pg066-jesd204.pdf. |