YANG Yunfan, ZHAO Lei, ZHOU Shengzhi, LIU Jianfeng, LIU Shubin, AN Qi. Testing of a 12 bit 30 MSPS SAR ADC[J]. Nuclear Physics Review, 2018, 35(1): 46-52. doi: 10.11804/NuclPhysRev.35.01.046
Citation:
|
YANG Yunfan, ZHAO Lei, ZHOU Shengzhi, LIU Jianfeng, LIU Shubin, AN Qi. Testing of a 12 bit 30 MSPS SAR ADC[J]. Nuclear Physics Review, 2018, 35(1): 46-52. doi: 10.11804/NuclPhysRev.35.01.046
|
Testing of a 12 bit 30 MSPS SAR ADC
-
YANG Yunfan1,2
,
-
ZHAO Lei1,2
,
,
-
ZHOU Shengzhi1,2
,
-
LIU Jianfeng1,2
,
-
LIU Shubin1,2
,
-
AN Qi1,2
- 1.
State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China;
- 2.
Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China
Funds:
National Natural Science Foundation of China (11722545); Knowledge Innovation Program of Chinese Academy of Sciences (KJCX2-YW-N27)
More Information
- Corresponding author:
ZHAO Lei, E-mail:zlei@ustc.edu.cn。
- Received Date: 2017-05-04
- Rev Recd Date:
2017-06-02
- Publish Date:
2018-03-20
-
Abstract
Aiming at the requirement of readout electronics in physics experiments, a 12 bit 30 MSPS successiveapproximation-register (SAR) analog-to-digital converter (ADC) with low power consumption has been designed. To evaluate the performance of this ASIC, we conducted a series of tests. We set up a test system, and we tested the ADC according to IEEE std 1241-2010. The test results indicate that the effective number of bit (ENOB) of the ADC is around 9 bits when the input signal is in the first Nyquist zone, which has met the design requirements. According to the results of dynamic and static tests of this ADC, we found that the non-linearity performance of this ASIC can be further enhanced by improving the mismatching among the capacitor array, and this provides important information for the design of the second version of this ADC.
-
References
[1]
|
CAO Zhen. Chinese Physics C, 2010. 34(2):249. |
[2]
|
YAO Zhiguo, WU Hanrong, CHEN Mingjun, et al. Proceedings of the 32nd ICRC, 2011. |
[3]
|
ZHAO Lei, LIU Shubin, AN Qi. Chinese Physics C, 2014. 38(1):016101. |
[4]
|
LIU Jianfeng, ZHAO Lei, YU Li, et al. Evaluation of a Frontend ASIC Prototype for the Readout of PMTs in Water Cherenkov Detector Array[C]//IEEE International Conference on Electronic Measurement & Instruments, IEEE, 2016:507. |
[5]
|
LIU Jianfeng, ZHAO Lei, QIN Jiajun, et al. Chinese Physics C, 2016. 40(11):116103. |
[6]
|
SiTime Corporation. SiT91211-220 MHz High Performance Differential Oscillator. Rev 1.07[EB/OL].[2017-01-19]. https://www.sitime.com/products/lvpecl-lvds-hcsloscillators/sit9121. |
[7]
|
Analog Devices, Inc. 12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO, AD9522-3 Data Sheet. Rev. A[EB/OL].[2017-01-19]. http://www.analog.com/en/products/clock-and-timing/clock-generation-distribution/ad9522-3.html. |
[8]
|
IEEE Instrumentation & Measurement Society. IEEE Standard for Terminology and Test Methods for Analog-to-digital converters[C]//IEEE Std 1241-2010(Revision of IEEE Std 1241-2000):1. |
[9]
|
LIU Wenbo, HUANG Pingli, CHIU Yun. IEEE Journal of Solid-State Circuits, 2011. 46(11):2661. |
[10]
|
KURAMOCHI Y, MATSUZAWA A, KAWABATA M. A 0.05-mm 2110-μW 10-b self-calibrating successive approximation ADC core in 0.18-μm CMOS[C]//Solid-State Circuits Conference, 2007. ASSCC'07. IEEE Asian, IEEE, 2007:224. |
[11]
|
MURMANN B. Digitally Assisted Data Converter Design[C]//ESSCIRC (ESSCIRC), 2013 Proceedings of the IEEE, 2013:24. |
-
-
Proportional views
-